Max II simulation with M29EW FLASH

Question

HelloI totally don't know about how to use simulating in modelsim m29ew(JS28F256M29EWxx) module along with maxii cpld However according to ug_pfl in topic flash memory simulation they said that ask verilog module from vendor i got it from micron and now my question is 1.how to write option bit in flash module?2 . how flash module coordinate with pfl?do you have any information excpet ug_pfl please share us Thanksnome

shengn_altera · Answer

Hi,

You can refer to the manual below for further information.
Manual here

Best regards,Sheng

nome · Answer

Hello
Thanks for your Reply
Above link doesn't access errors occur  please send us file via PM or by Email:scs@technologist.com

Thanks 
Nome

shengn_altera · Answer

Hi there,

Done emailing you.
You may register here https://www.intel.com/content/www/us/en/documentation-resources/developer.html#panel-top-resources|most-popular as well  to access more related resources and documentations.

Best regards,Sheng

nome · Answer

HiThanks for sharing sir as i mentioned in my first post ug_pfl.pdf has not not enough information about corrdination between flash and PFL .Thanks best regardsnome

shengn_altera · Answer

Hi nome,

I found these two manuals as well which related to flash module and pfl at part 3.1.7:
Manual 1 Manual 2 
Here is a related video link.
https://www.youtube.com/watch?v=uRP6zip-MLs 
You may register here https://www.intel.com/content/www/us/en/documentation-resources/developer.html#panel-top-resources|m... for further searching and documents accessing. 
 
Best regards,Sheng

Forum Discussion

Max II simulation with M29EW FLASH

9 Replies

Recent Discussions

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

carry chain tdc

Does the Post-Configuration BSDL Generator for Cyclone 10 LP require an NDA?

EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)

Timing Slacks inside Altera IP