Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Max II CPLD configuration question

I'm new to CPLD and now I am reading Max II CPLD document. Here is my question:

After CPLD is programed, the CPLD is powered down and then powered up. How is the configuration updated from flash? Does it need a clock running to do the configuration or the configuration is totally static without any clock needed.

Thanks in advance.

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    CPLD configuration circuitry is non-volatile(based on EPROM or EEPROM or fuse or antifuse), program is not lost on power down. Once configured thats it. You don't need flash or any external memory for that.

    Most FPGA configuration circuitry based on SRAM and are volatile