YDealNew Contributor4 years agoMAX 10 On-Chip Flash IP core read incorrect data I use the Quartus Prime Standard 17.0.2 (Certified Version) and I observe random failure on read access on On chip Flash IP. The design is implemented on 3 différents MAX10 FPGA and only one have ...Show More
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew