Forum Discussion
Parkerman1700
New Contributor
1 year agoHi! Thanks for getting back. You can mark this as solved, I believe the issue was related to a mismatch of I/O standard on the pin constraints. When the FPGA got programmed, some incorrect I/O standard somewhere was freezing the FPGA and causing the JTAG interface to fail in some way.
Thanks!