Altera_ForumHonored Contributor9 years agoMarvell 88EE1111 PHY tranciever MDIO reg configuration I'm trying to troubleshoot PHY for my dual Ethernet design on the DE2-115 Cyclone IV board. (I have to load my *.elf file twice for some reason for my design to work). In trying to figure ou...Show More
Altera_ForumHonored Contributor9 years agoJohi, that would be great! I would appreciate. How would you send? Best, Jsag
Recent DiscussionsRequest for COO infoJTAG Chain Broken on Agilex 7-I Dev KitFeasibility to implement 350MHz LVDS + soft-CDR on Cyclone 10LPQuestionWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?