Jens
Occasional Contributor
Occasional ContributorLVDS SERDES Intel® FPGA IP User Guide
Could you please provide the information? The link in the LVDS SERDES Intel® FPGA IP User Guide (section I/O Timing Analysis) Assigning Input Delay to LVDS Receiver Using TimeQuest Timing Analyzer,...
