LVDS clock outputs

Hi all,

I tried to implement this in a Cyclone II device, the way Jimbo recomended. For some reason the altDDIOs registers are not place in the IO cell, but logic cell out side it (see in the Chip Planner)

I have attached a simple example of what I'm fighting with

Cheers

Stefan