Forum Discussion
Altera_Forum
Honored Contributor
15 years agoThe general rule is MSBs for any arithmetic function.
Why are you using lpm_add_sub anyway when c <= a + b; in VHDL (and similar is available in verilog) is much much simpler to write and understand.