Forum Discussion
Altera_Forum
Honored Contributor
16 years agoInteresting. Did you run the I/O bank which contains the AS configuration signals (DCLK, DATA0, etc.) and the JTAG signals at 1.8V? How about the I/O bank which contains the MSEL signals?