Altera_ForumHonored Contributor18 years agoLong MaxPlus2 SimulationsHi, i am doing a project on vhdl and my simulations takes indefinitely. I would lie to ask the possible causes of this problem if you know of any. It just stops on the logic synthesizer.
Recent DiscussionsAgilex5 A5EB013BB23BE4S BSDLDifferent FPGA model shows: DEV-AGM039EAJTAG Chain Broken on Agilex 7-I Dev KitASx4 Interface debug in MSEL=111 (JTAG mode)Request for REACH 253 Substance Certificate