Long MaxPlus2 Simulations

Hi, i am doing a project on vhdl and my simulations takes indefinitely. I would lie to ask the possible causes of this problem if you know of any. It just stops on the logic synthesizer.