level tranalator

Yes it should be possible.

if the 3.3V pins are at IO bank(s) with 3.3V VCC

if the 1.8V pins are at IO bank(s) with 1.8V VCC

and if you provide both 3.3V and 1.8V power supplies to the FPGA.