Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

level tranalator

HI,can i realise level translator by Cyclone III?
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

from 3.3V to 1.8V

Recent Discussions

  • vvv26a's avatar
    Question
    4 hours ago
    vvv26a
  • Lieven13's avatar
    Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?
    9 hours ago
    Lieven13
  • valentyns's avatar
    1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices
    Solved
    9 hours ago
    valentyns
  • sleh's avatar
    Avalon-ST configuration with Agilex 3 fails
    10 hours ago
    sleh
  • dncmrc1's avatar
    Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required
    11 hours ago
    dncmrc1
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo