Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Karunakaran's avatar
Karunakaran
Icon for New Contributor rankNew Contributor
5 years ago

layout guidelines for max10

Hi need layout guidelines for max10 devices

1 Reply

  • JohnT_Altera's avatar
    JohnT_Altera
    Icon for Regular Contributor rankRegular Contributor
    5 years ago

    Hi,


    You may refer to Max 10 development kit board as reference. You can download the reference schematic and layout from https://www.intel.com/content/dam/altera-www/global/en_US/support/boards-kits/max10/max10_10m50daf484c6ges_v15.0.0_RevC.zip.


Recent Discussions

  • ElShang's avatar
    Does altering the FPGA IO standard actually change something in hardware?
    21 hours ago
    ElShang
  • DaveMM's avatar
    Stratix 10 GX Transceiver IO pairs
    1 day ago
    DaveMM
  • Annu's avatar
    Debugging the FPGAs connected in passive serial mode
    1 day ago
    Annu
  • msx680x0's avatar
    MegaWizard Plug-In Manager : ALTPLL [Corrupted in Quartus Prime Lite 25.1]
    2 days ago
    msx680x0
  • greenlantern01's avatar
    LTC Connector DE10-Standard FPGA
    2 days ago
    greenlantern01
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo