Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Karunakaran's avatar
Karunakaran
Icon for New Contributor rankNew Contributor
5 years ago

layout guidelines for max10

Hi need layout guidelines for max10 devices

1 Reply

  • JohnT_Altera's avatar
    JohnT_Altera
    Icon for Regular Contributor rankRegular Contributor
    5 years ago

    Hi,


    You may refer to Max 10 development kit board as reference. You can download the reference schematic and layout from https://www.intel.com/content/dam/altera-www/global/en_US/support/boards-kits/max10/max10_10m50daf484c6ges_v15.0.0_RevC.zip.


Recent Discussions

  • mario's avatar
    Regarding Power-Up Sequence for Agilex 5
    19 hours ago
    mario
  • BrianSune_Froum's avatar
    Cyclone V SoC 5CSXC6 Series GXB Utilization and Limitations
    19 hours ago
    BrianSune_Froum
  • Steve-Mowbray-ENL's avatar
    How to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?
    19 hours ago
    Steve-Mowbray-ENL
  • BCuze's avatar
    Agilex 3 PLL in Source Synchronous mode ?
    19 hours ago
    BCuze
  • aiedb's avatar
    writing a word to cfm1 using on chip flash ip on max10
    1 day ago
    aiedb
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo