Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Karunakaran's avatar
Karunakaran
Icon for New Contributor rankNew Contributor
5 years ago

layout guidelines for max10

Hi need layout guidelines for max10 devices

1 Reply

  • JohnT_Altera's avatar
    JohnT_Altera
    Icon for Regular Contributor rankRegular Contributor
    5 years ago

    Hi,


    You may refer to Max 10 development kit board as reference. You can download the reference schematic and layout from https://www.intel.com/content/dam/altera-www/global/en_US/support/boards-kits/max10/max10_10m50daf484c6ges_v15.0.0_RevC.zip.


Recent Discussions

  • FabriceNs's avatar
    RSU: How to handle FACTORY_IMAGE signing and trust validation?
    4 hours ago
    FabriceNs
  • raulp's avatar
    MAX 10: Can an ASx1 RBF be written directly to internal CFM via on-chip flash Avalon-MM?
    Solved
    10 hours ago
    raulp
  • Asaf_Bloch's avatar
    Cold Temperature Issue
    14 hours ago
    Asaf_Bloch
  • Sumanth's avatar
    Cyclone 10 GX AS x4 Configuration Compatibility with Infineon S25FS512S (Custom Flash Definition)
    18 hours ago
    Sumanth
  • gthermal's avatar
    Thermal model for Max10 FPGA
    19 hours ago
    gthermal
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo