Altera_ForumHonored Contributor11 years agoJTAG Tolerence for MAX5 Device 5M2210Z I am using Max5 5M2210Z device in one of my projects. In this I am configuring Bank1 voltage level as 1.8V. Since JTAG is also going to the bank1, the JTAG level should be 1.8V too. I want to...Show More
Altera_ForumHonored Contributor11 years agoYeah..seems like that be a better option to use level translators. Thnx alex
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew