Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorJTAG timing constraints
Hi, Over the years my company has made many Altera FPGA designs, and for a long time the way-of-work for JTAG constraints remained undefined and of little consequence. Then for a couple Arria ...
Altera_ForumHonored Contributor
Honored ContributorThe weird thing is that the JTAG signals are hard, fixed paths, so it doesn't make sense that timing constraints should have any affect on them all.
