YLi20New Contributor7 years agoJesd204b sends frames is how to arrange, I configure the LMFS 8212A10, DAC is 38 j82 LMFS 8212, a 16 bit wide. The fpga IP core jesd204b frame format is how arrangement
Recent DiscussionsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAAgilex 3 VCCLSENSE and GNDSENSEAgilex 7 JTAG Config Fails at 1% on Board #2 (Error 18950 / CONF_DONE Low) - But Board #1 WorksEPCQL512 and Remote Update IP ARRIA 10How to Simulate the ADC IP from MAX 10