Is there a way to clear the Past status reg 1 and 2 in the registers so they come up the same way as a POR?

Question

Power on reset clears the Read Past Status registers 1 and 2 as well as the Past Status 1 and 2 boot address registers in the altremote Update IP Core on the Cyclone 10 LP. Asserting nconfig does not clear these registers.

sreekumarr_g_intel · Answer

Hello Henry, 
Sorry...i just noticed i missed your case ..when we (intel) migrated to different tool few days i didnt get notification of cases.
Apologize for delay in response from my side .

In clyone 10 LP device there is optional chip wide reset that enables to overrides all the device registers , here is the link for more detailed information.
 
https://www.intel.com/content/www/us/en/programmable/documentation/dbl1490702915634.html

thank you ,

Regards,
Sree

Forum Discussion

Is there a way to clear the Past status reg 1 and 2 in the registers so they come up the same way as a POR?

1 Reply

Recent Discussions

300 Your license version is outside the range of the contract

Part no query-5CEFA9F31I7NFA

I need a clarification on the PCN#ADV2516

[Agilex 5] Global Clock assignment ignored for PLL output clock with high fanout

Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered