Forum Discussion
Altera_Forum
Honored Contributor
10 years agoNo matter how fast you run the FPGA you would be injecting a lot of latency between the system memory controller and the memory. How can you make that work, especially for reads? I hate to be a hater, but I don't think it's possible.