Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

IP protection attribute

Hi, Does altera have an attribute thay you can set in your vhdl code that will stop someone viewing the RTL and Technology views. I know Xilinx has a few attribute that can be set, that hides a...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

It won't help at the technology map level, but you can at least protect your IP at the RTL level by providing a .vqm file instead of a VHDL file. Run Analysis & Synthesis. Then run "Processing --> Start --> Start VQM Writer".