Forum Discussion

Occasional Contributor

5 years ago

io pin stuck

We are running into an issue with Arria 10 SoC FPGA (10AS066N2). We have two LED enable signals on pin J26 and D25 on bank 2K. It is the same bank that HPS DDR4 resides. 1. we have no problem to...

AnilErinch_A_Intel

Frequent Contributor

4 years ago

Hi ,

Please use the below link for getting a list of available working projects and use them as reference for building your own projects.

https://rocketboards.org/foswiki/Projects/SoC

Thanks and Regards

Anil

Forum Discussion

io pin stuck

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information