1 ReplyReplies sorted by Most LikedYuanLi_S_IntelRegular Contributor7 years agoHi Jongwoo Jin, Apologize that i do not understand the inquiry. The output delay is affected by several factor such as the load Capacitance, trace length and etc. Regards, YL
YuanLi_S_IntelRegular Contributor7 years agoHi Jongwoo Jin, Apologize that i do not understand the inquiry. The output delay is affected by several factor such as the load Capacitance, trace length and etc. Regards, YL
Recent DiscussionsArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerMax10 FPGA Programming with .pof fileAgilex 5 RSU, application image addition failsSolvedMAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy