1 ReplyReplies sorted by Most LikedYuanLi_S_IntelRegular Contributor6 years agoHi Jongwoo Jin, Apologize that i do not understand the inquiry. The output delay is affected by several factor such as the load Capacitance, trace length and etc. Regards, YL
YuanLi_S_IntelRegular Contributor6 years agoHi Jongwoo Jin, Apologize that i do not understand the inquiry. The output delay is affected by several factor such as the load Capacitance, trace length and etc. Regards, YL
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts