Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

IO buffers

Hi guys i am doing synthesis at module level and IO buffers are being implemented by the tool.. I dont want these buffers to be implemented. Can anybody help me with the constraints for not infe...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Add the assignment Virtual Pin to the pins you don't want to go to I/O. I recommend minimally not doing this to the clock though, otherwise it gets placed internally and uses local routing to get to a global.