Interfacing of RAM and Register With strongARM processor (Verilog)

I am quite helpless..

how to interface a RAM with strongARM processor and also the Register..

Do u guys have any idea??