Altera_ForumHonored Contributor13 years agoInstantiating Arria ii half-dsp block Hi, I've got a semi-parallel FIR design that would map nicely into a cascade of Arria ii Half-DSP blocks, and would like to instantiate the Arria ii Half-DSP block in my VHDL code. I don't...Show More
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts