Instantiating AHDL module in VHDL without component part

Hi, I really like the idea of instantiating a module without a component part and then in main code using entity work. : HA2 : entity work.halfadder port map (s1,cin,sum,c2); The idea came...