Forum Discussion

H_K1's avatar
H_K1
Icon for New Contributor rankNew Contributor
1 year ago

Inquire about the default state of I/O Pins

Hi
I am currently working on project involving Intel/Altera 5CSEBA4V2317N specifically focusing on FPGA I/O Bank : PL Bank 3B.

Could you please provide the information of default state of these pins ( High, Low, High impedance) when the FPGA is not programmed ?


Thankyou.

1 Reply

  • NormanS_Intel's avatar
    NormanS_Intel
    Icon for New Contributor rankNew Contributor
    1 year ago

    Hello H_K1,

    Thank you for posting in the community!

    To ensure you receive the most specialized assistance, we have a dedicated forum that addresses these specific concerns. Therefore, I will be moving this discussion to our FPGA Forum. This will allow our knowledgeable community and experts to provide you with timely and accurate solutions.

    Best regards,

    Norman S.

    Intel Customer Support Engineer