Forum Discussion

New Contributor

4 years ago

Independent clock mode True Dual port RAM in Agilex

I need to use a true dual port RAM with separate clock for each port. This used to be possible in Arria 10 (where M20K was used), but in Agilex, I see that apart from required number of M20Ks, a whol...

Nurina

Regular Contributor

4 years ago

Hi,

I'm not sure why this RAM takes up a lot of ALMs after migration. Try changing some of the parameters (RAM block type, maximum block depth) and re-generate the RAM IP. Make sure your parameters are correctly set, please refer to Table 24 in this documentation for suggested parameter settings: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/agilex/ug-ag-memory.pdf#page=44

Regards,

Nurina

Forum Discussion

Independent clock mode True Dual port RAM in Agilex

Recent Discussions

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working

JTAG Chain Broken on Agilex 7-I Dev Kit