Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorIgnoring timing violations
Hello everyone, I need help in setting some timing constraints. I have high frequency data lines which are constrained with 275MHz clock. Also, I have another input signals which work with the ...
Altera_ForumHonored Contributor
Honored ContributorIs maybe the "Cut Timing Path" setting appropriate in this case ?
