Ignoring timing violations

Question

Hello everyone,

I need help in setting some timing constraints. I have high frequency data lines which are constrained with 275MHz clock. Also, I have another input signals which work with the same frequency but are not crucial for the design and the constraints can be violated. How shall I set the fitter to ignore optimization of these lines and classic timing analyzer to disable warnings ?

Best Regards

Joel

altera_forum · Answer

Is maybe the "Cut Timing Path" setting appropriate in this case ?

Forum Discussion

Ignoring timing violations

1 Reply

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working