Forum Discussion

Bill_A's avatar
Bill_A
Icon for New Contributor rankNew Contributor
4 years ago

I2C to Avalon-MM Master Bridge

I have used Platform Designer in Quartus Prime Lite 20.1.1 Build 720. This bridge is connected to multiple I2C Master cores. There is no address overlap in Platform Designer. The Master uses 3 byt...
Bill_A's avatar
Bill_A
Icon for New Contributor rankNew Contributor
4 years ago

I managed to get it to work. I needed to set


Automate default slave insertion

to TRUE in Platform Designer.

I would like to know why the behavior is so different for the same qysy implementation with different FPGA families. The MAX10 had this set to FALSE and behaves quite differently.