I Reconfig Clock FPGA

I am in the early stages of designing a 100 Gb F tile. Can i reconfig clock come from a pll or does it have to be its own dedicated clock from the fabric?