Forum Discussion
Altera_Forum
Honored Contributor
8 years agoI Have imported the correct libraries and still get an error.
So i have this little piece of a datapath entity. library ieee; use ieee.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all; entity Datapath is port ( ...
Altera_Forum
Honored Contributor
8 years agoThe SmSwitches signal is declared as a 3-bit vector. How are you trying to add or concatenate 9 bits into a 3-bit vector ? If you're trying to concatenate bits to form a 3-bit signal then you need to use the '&' operator.