Altera_Forum
Honored Contributor
11 years agoI am stuck
I tried to implement the following code, copied from Page 37 of the ALTERA Verilog manual: module compinst (data,clock,clearn,presetn,a,b,c,gn,d,q_out,y,wn); input data,clock,clearn,presetn...