Forum Discussion

Occasional Contributor

3 years ago

How to use S10 SoC Uart1 through F2H AXI

Hi expert, I am using S10 SoC board and want to use Uart1 to print some log from my fpga logic. I connected my AXI4 master to HPS's F2H AXI slave. And the F2H AXI interface signal is correct. Bu...

IntelSupport

Contributor

3 years ago

Hello Jiayi_H_Intel,

First of all, can you send any message to PC via HPS UART1 from S10 SoC Linux?

Next, HPS UART bus width is 32 bit and low 8bit is valid.

According to address map below, the address of UART1 TX and RX buffer port is 0xFFC02100. But, AWADDR on your signal tap is 0xFFC02104.

UART Address Map

https://www.intel.com/content/www/us/en/programmable/hps/stratix-10/hps.html#pvo1505406672338.html

Please check AXI-4 format.

Thanks

Forum Discussion

How to use S10 SoC Uart1 through F2H AXI

Recent Discussions

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

carry chain tdc

Does the Post-Configuration BSDL Generator for Cyclone 10 LP require an NDA?

EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)

Timing Slacks inside Altera IP