RLeduNew Contributor3 years agoHow to test HPS-FPGA project with time limited sof Hello dear community, I am currently working on a project using a licensed IP (JESD204B) controlled through HPS that I didn't buy yet, but I do have the evaluation IP. This leads to get a time li...Show More
aikeuRegular Contributor3 years agoHi RLedu,I will close this thread if no further question.Thanks.Regards,Aik Eu
Recent DiscussionsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams Authentication