RLeduNew Contributor3 years agoHow to test HPS-FPGA project with time limited sof Hello dear community, I am currently working on a project using a licensed IP (JESD204B) controlled through HPS that I didn't buy yet, but I do have the evaluation IP. This leads to get a time li...Show More
Recent DiscussionsQuestionWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply DevicesSolvedAvalon-ST configuration with Agilex 3 failsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required