XQSHENOccasional Contributor4 years agohow to set timing constraints for source synchronous inputs based on AN433 page 43~44. Question 1: We define both virtual clock and input clock here. I think input clock is enough for timing constraint. Why need both? Question 2: We define both ...Show More
XQSHENOccasional Contributor4 years agoOne more question for AN433 page46. what's the unit interval here?
Recent DiscussionsMAX10 Bitstreams AuthenticationArria 10 GX RX max intra-differential pair skewCyclone 10 GX development board collateralsAgilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?AGRW027R28A2I2V Thermal Model