XQSHENOccasional Contributor3 years agohow to set timing constraints for source synchronous inputs based on AN433 page 43~44. Question 1: We define both virtual clock and input clock here. I think input clock is enough for timing constraint. Why need both? Question 2: We define both ...Show More
XQSHENOccasional Contributor3 years agoOne more question for AN433 page46. what's the unit interval here?
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts