Forum Discussion

mappy5's avatar
mappy5
Icon for New Contributor rankNew Contributor
3 years ago

how to set timing constraint for clock

In the case of the circuit shown in the figure, how should the timing constraint be set? Do CLK_1 and CLK_2 need timing constraints? create_clock -name {in_CLK} -period 20.0 [get_ports {in_CLK}]...
sstrell's avatar
sstrell
Icon for Super Contributor rankSuper Contributor
3 years ago

Unconstrained clocks are reported based on them driving the clock inputs of registers or other clocked logic. Even super slow clocks should have timing constraints for completeness.