mappy5New Contributor4 years agohow to set timing constraint for clock In the case of the circuit shown in the figure, how should the timing constraint be set? Do CLK_1 and CLK_2 need timing constraints? create_clock -name {in_CLK} -period 20.0 [get_ports {in_CLK}]...Show More
Recent DiscussionsAbout writing JBC files using altera-staplAbout FPGA programming to MAX 10Arria 10SX current drawn during non-volatile key programmingDrop-in replacement for EPCS64SI16NEP4CGX22CF19C8N Failure Short D8 to C8
