how to set timing constraint for clock

In the case of the circuit shown in the figure, how should the timing constraint be set? Do CLK_1 and CLK_2 need timing constraints? create_clock -name {in_CLK} -period 20.0 [get_ports {in_CLK}]...