Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

How to set multicycle for this design?

In my design, all clocks are clka (100 MHz), but clock enables are used to make registers change at 25 MHz or 6.25 MHz. The signal path is reg1(clka,100MHz)->reg2(enable to 25 MHz, clocked by cl...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Hei, I have a further question here:

If reg2 is enabled when clock_enable_counter=0, while reg3 is enabled when clock_enable_counter=3, this means reg2 is 3 clock cycles earlier than reg3, what correct multicycles should be set now? I'm thinking setup 7, hold 3, is it correct? Could anybody tell me? Any help is appreciated!!!