Altera_ForumHonored Contributor13 years agoHow to receive LVDS ADC data Hi, My design is still using cyclon I, EP1C4F324C6. It will connect to a serial output A/D conveter which has four lines (represent four channel outputs) and one frame line and one clock line. All...Show More
Recent DiscussionsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams Authentication