Altera_ForumHonored Contributor14 years agohow to make a testbench Dear all, Can anyone give me simple example on how to make a testbench in vhdl using ModelSim. thanks
Altera_ForumHonored Contributor14 years agohttp://www.tkt.cs.tut.fi/kurssit/1210/k06/luennot/lect5.pdf a good introduction but you don't necessarily need the configuration feature.
Recent DiscussionsASx4 Interface debug in MSEL=111 (JTAG mode)Avalon-ST configuration with Agilex 3 failsMAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No ConnectB32A (1591) Package Mechanical DrawingRequest for Cyclone V Pinout File Information