Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

How to keep logic not being optimized away?

Hi guys:

For some applications, I need insert some logic cells in my design. How to keep these logic?

Another question is anyone know what is the delay range of one logic cell? 4 ns? or other results?!

11 Replies

Show More
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    16 years ago

    Hi Jerry,

    there are ways to do this but I'd like to recommend that you don't use these. Think again and again if you can avoid combinational delays. The delay depends on the current routing and therefore changes from compilation run to compilation run. Maybe you can describe what you needs to do an the forum users can propose alternate solutions?

    Harald