Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

How to keep logic not being optimized away?

Hi guys: For some applications, I need insert some logic cells in my design. How to keep these logic? Another question is anyone know what is the delay range of one logic cell? 4 ns? or...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

--- Quote Start ---

I corrected it.

The "attribute keep : std_logic;" should be "attribute keep : boolean;"

--- Quote End ---

Hi so your design is working? I'd like to make delay chain too. Can you share your design? :)

Thank you,

Honza