Altera_ForumHonored Contributor16 years agoHow to keep logic not being optimized away? Hi guys: For some applications, I need insert some logic cells in my design. How to keep these logic? Another question is anyone know what is the delay range of one logic cell? 4 ns? or...Show More
Recent DiscussionsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAEP4CGX22CF19C8N Failure Short D8 to C8Cold Temperature IssueNeed Part EOL status(Active/Obsolete/Discontinued/NRND)About floating voltage of the Agilex 3 power on reset