Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow to keep logic not being optimized away?
Hi guys: For some applications, I need insert some logic cells in my design. How to keep these logic? Another question is anyone know what is the delay range of one logic cell? 4 ns? or...
Altera_ForumHonored Contributor
Honored ContributorI have a issue of how to define the lcell in VHDL?
