How to keep logic not being optimized away?

Harald,Pletz:

Thanks for your comments.

I know using combination as delay unit is not a good idea. But our design isn't a sync, in another word, we can't use clock for the delay logic.

And what we want to implement is to delay 32 trigger signals inside CPLD, and each delay time is diffrent. The differ is more than 200 ns.