Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

How to indicate a clk signal is differential in a MAX 10 FPGA

Hello, I am programming a MAX 10 FPGA and I would like to know how I can tell the device that the clk_in signal I defined in the top module is a differential clock. When compiling the project ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

I found a solution which was editing the .qsf file instead of using the Pin Planner so I manually told the tool the assignments I need. Thanks for your help anyways!