Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow to indicate a clk signal is differential in a MAX 10 FPGA
Hello, I am programming a MAX 10 FPGA and I would like to know how I can tell the device that the clk_in signal I defined in the top module is a differential clock. When compiling the project ...
Altera_ForumHonored Contributor
Honored ContributorDid you set the clock input to a differential I/O standard in the Pin Planner? That should automatically enable a _n pin. Is the clock differential in your design's top-level port list?
