Altera_ForumHonored Contributor13 years agohow to describe same block in Demux in VHDL I am having problem in describing a 1 to 2**n Demux. I wrote code first for 1 to 2 demux,and use it to buid 1 to 4 demux and then 1 to 8. At the end I want to get a 1 to 2**n demux. they are shows on...Show Moremultiple-attachments.zip522 KB
Recent DiscussionsVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerIBIS models GTS banks agilex 5EClarification on Arria 10 Design Security Featuresrsu_client failing to write to slot