How to delay in verilog HDL ?

yeah same pblm i m facing :(... please tell me how is it possible to provide delay in hardware if we implement it to FPGA ...

rbugalho already answered you.

yeah i understand that ... when i post this comment , i didnt see that post due to browser pblem ..